AI Chat Paper
Note: Please note that the following content is generated by AMiner AI. SciOpen does not take any responsibility related to this content.
{{lang === 'zh_CN' ? '文章概述' : 'Summary'}}
{{lang === 'en_US' ? '中' : 'Eng'}}
Chat more with AI
Article Link
Collect
Submit Manuscript
Show Outline
Outline
Show full outline
Hide outline
Outline
Show full outline
Hide outline
Perspective

What’s Missing in Agile Hardware Design? Verification!

Parallel Systems Architecture Laboratory, Institute of Computer and Communication Sciences, School of Computer and Communication Sciences, Ecole Polytechnique Fédérale de Lausanne, Lausanne, CH-1015, Switzerland

For Cover Article: Xu YN, Yu ZH, Wang KF et al. Functional verification for agile processor development: A case for workflow integration. JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY 38(4): 737−753 July 2023. DOI: 10.1007/s11390-023-3285-8.

Show Author Information

References

【1】
【1】
 
 
Journal of Computer Science and Technology
Pages 735-736

{{item.num}}

Comments on this article

Go to comment

< Back to all reports

Review Status: {{reviewData.commendedNum}} Commended , {{reviewData.revisionRequiredNum}} Revision Required , {{reviewData.notCommendedNum}} Not Commended Under Peer Review

Review Comment

Close
Close
Cite this article:
Falsafi B. What’s Missing in Agile Hardware Design? Verification!. Journal of Computer Science and Technology, 2023, 38(4): 735-736. https://doi.org/10.1007/s11390-023-0005-3

1236

Views

1

Crossref

1

Web of Science

1

Scopus

0

CSCD

Published: 06 December 2023
© Institute of Computing Technology, Chinese Academy of Sciences 2023